11046 U.S. PTO
10/033525
12/28/01

JC943

PATENT NUMBER and ISSUE DATE

U.S. **UTILITY** Patent Application

AN

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10033525	12/28/2001	327 331	199	2816 2819	

**APPLICANTS: Pullela Rajasekhar; Reinhold Mario;

**CONTINUING DATA VERIFIED:
THIS APPLICATION IS A CIP OF 09/746,989 12/22/2000
WHICH IS A CIP OF 09/415,602 10/08/1999 PAT 6,297,706

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB | DO NOT PUBLISH ☐ | RESCIND ☐

Foreign priority claimed ☐ yes ☐ no
35 USC 119 conditions met ☐ yes ☐ no
Verified and Acknowledged Examiners's intials

ATTORNEY DOCKET NO
1298/1F986-US2

TITLE : Trans-admittance trans-impedance logic for integrated circuits

U.S.DEPT. OF COMM./PAT.& TM-PTO-436L(Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE			DRAWING	
Amount Due	Date Paid		Sheets Drwg. / Figs.Drwg. / Print Fig.	
		Primary Examiner		
☐ TERMINAL DISCLAMER		PREPARED FOR ISSUE	Application Examiner	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)